Gate Solved Gate EC-2007 Question Paper With Solutions Facebook WhatsApp Twitter Pinterest Email Q. 72 The maximum depletion layer width in silicon is Answer: (B) Explanation: Learn More: Gate EC-2019 Question Paper With Solutions