Gate EE-2004 Question Paper With Solutions

Q. 63 The value of R for which the PMOS transistor in figure will be biased in linear
region is

Gate EE-2004 Question Paper With SolutionsGate EE-2004 Question Paper With Solutions

Answer:(D)

Explanation:

Gate EE-2004 Question Paper With Solutions

Learn More:   Gate EC-2016 - 3 Question Paper With Solutions

RELATED ARTICLESMORE FROM AUTHOR

LEAVE A REPLY

Please enter your comment!
Please enter your name here